USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in错误是：Else Clause following a Clock edge must hold the state of signal “ge2”

来源：学生作业帮助网编辑：六六作业网时间：2024/11/15 08:58:00

USEieee.std_logic_1164.all;USEieee.std_logic_unsigned.all;entitysuo_xianisport(clk_out:in错误是：ElseCla

USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in错误是：Else Clause following a Clock edge must hold the state of signal “ge2”
USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in
错误是：Else Clause following a Clock edge must hold the state of signal “ge2”

USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; entity suo_xian is port ( clk_out:in错误是：Else Clause following a Clock edge must hold the state of signal “ge2”
我爱你

????i can't understand