跪求翻译!急忙,有关DSPExample 7–54. Loading BRC Before Executing a New Repeat-Block Loop(a)STM #lk,BRC ; There is no latency when BRC isRPTB endloop–1 ; loaded via STM before a new RPTB... ; loop.endloop:(b)MVDK count,BRC ; There is no lat

来源:学生作业帮助网 编辑:六六作业网 时间:2024/12/26 21:09:28
跪求翻译!急忙,有关DSPExample7–54.LoadingBRCBeforeExecutingaNewRepeat-BlockLoop(a)STM#lk,BRC;Thereisnolatency

跪求翻译!急忙,有关DSPExample 7–54. Loading BRC Before Executing a New Repeat-Block Loop(a)STM #lk,BRC ; There is no latency when BRC isRPTB endloop–1 ; loaded via STM before a new RPTB... ; loop.endloop:(b)MVDK count,BRC ; There is no lat
跪求翻译!急忙,有关DSP
Example 7–54. Loading BRC Before Executing a New Repeat-Block Loop
(a)
STM #lk,BRC ; There is no latency when BRC is
RPTB endloop–1 ; loaded via STM before a new RPTB
... ; loop.
endloop:
(b)
MVDK count,BRC ; There is no latency when BRC is
RPTBD endloop–1 ; loaded using MVDK before a new
... ; RPTB loop
endloop:
(c)
STLM A,BRC ; There is a 1 cycle latency when
NOP ; BRC is loaded using an STLM
RPTB endloop–1 ; instruction.
...
endloop:
(d)
POPM BRC ; There is a 1 cycle latency when
NOP ; BRC is loaded using a POPM
RPTBD endloop–1 ; instruction.
...
endloop:
In a repeat-block loop, BRC is decremented when the last instruction in the
loop is in the decode stage of the pipeline. However, the SRCCD instruction
writes the BRC’s contents in the execute stage of the pipeline. This can result
in an incorrect BRC value written by the SRCCD instruction. The pipeline conflict
can be avoided by placing the SRCCD instruction at least three instruction
words from the bottom of the loop, as shown in Example 7–55 and
Example 7–56.
Example 7–55. SRCCD Instruction With No Latency
RPTB endloop–1
...
SRCCD *AR3, ALEQ ; Placing the SRCCD instruction in
; this position ensures that current
; value of BRC will be written
; to memory.
ADD *AR1+,A
SUB *AR2–,A
STH A, *AR1+
endloop
麻烦哪位大侠帮忙翻译下,翻译错误一些没关系,但是要和原本的的格式对应一点,看起来漂亮一点就行

跪求翻译!急忙,有关DSPExample 7–54. Loading BRC Before Executing a New Repeat-Block Loop(a)STM #lk,BRC ; There is no latency when BRC isRPTB endloop–1 ; loaded via STM before a new RPTB... ; loop.endloop:(b)MVDK count,BRC ; There is no lat
例如7-54 .载入中溴隐停在执行一项新的重复块环
(一)
扫描隧道显微镜#路,溴隐停;没有潜伏期时是溴隐停
RPTB endloop - 1 ;加载之前通过扫描隧道显微镜的新RPTB
...;循环.
endloop :
(二)
MVDK伯爵,溴隐停;没有潜伏期时是溴隐停
RPTBD endloop - 1 ;加载之前使用MVDK一个新的
...; RPTB环
endloop :
(三)
STLM甲,溴隐停;有1周期延迟时
安乐死;溴隐停加载使用STLM
RPTB endloop - 1 ;指示.
...
endloop :
(四)
POPM溴隐停;有1周期延迟时
安乐死;溴隐停加载使用POPM
RPTBD endloop - 1 ;指示.
...
endloop :
在重复块循环,溴隐停是递减当最后的指令
环是在解码阶段的管道.然而,SRCCD指示
写入溴隐停的内容在执行阶段的管道.这可能会导致
在不正确的价值溴隐停撰写的SRCCD指示.这条管道冲突
可避免放在SRCCD指示至少有三个指示
话从底部的循环,如例7-55和
例如7-56 .
例如7-55 .SRCCD指示,没有潜伏期
RPTB endloop - 1
...
SRCCD * AR3 ,ALEQ ;把SRCCD教学
;这一立场确保当前
;价值溴隐停将被写入
;记忆.
地址* AR1 + ,阿
小组* AR2 ,一个
某物阿,* AR1 +
endloop